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1.0 INTRODUCTION AND S W Y  
The objective of the NOS FET Reaearch and Dwelopnt Progrem 
i n i t i a t ed  in  k o h  1965 was t o  provide s table  N and P ohannel unlte ueing 
p ~ s ~ e e s i q j  te;ctfifqiies tvmp&it;le ;irlth the iabrfzatien of zc@.-??tq Ye9 
FET monohithlc functional blooks. 
the  following contract and t rak  numbers: 
The work waa f'unded by GSFC-NASA under 
Contract No. NAS 5-3758 
Proc. Control No. W. 0.0. No. 
670-%6787 A51248BA 
670-W2&86 A51248AZ 
670-w46753 A51248AW 
670-W46752 A 5 1 W A Y  
Under these tasks Westinghouse w8s required t o  deliver s table  
N and P channel MOS FETs and the detailed process specifications required 
t o  fabricate the units.  Also process specifications for  monolithic comple- 
mentary MOS FET using both junction and dielectr ic  isolat ion were required. 
The report ent i t led "MOS FET Research and Development Program, 
Part 1" covers the i n i t i d  phase of work carried out under t h i s  program. 
-L 
A process for  the simultaneous fabrication of complementary 
enhancement mode MOS t ransis tors  i n  epi taxial  material has been developed. 
The turn on voltages at  10 pa drain t o  source current i s  typically +1.5 
volts  for  the  N channel and 4-8  volts fo r  t h e  P channel MOS FETs. 
N and P channel units were delivered November 4, 1965. 
specifications and s t ab i l i t y  data are enclosed i n  t h i s  report. 
Stable 
The process 
1-1 
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2 .O TECHNICAL DISCUSSION 
2.1 MOS FET Desim Considerations 
2.1.1 Mask Desim 
i n  the eariy part  of the program, freqlsericy resparise fr s;itchLng speed 
was not of primary concern but rather, the  goal was ease of fabrication with 
readily defined dimensions. 
surface channel paths would enter into the  results other than between the  source 
and drain. 
shown i n  Figure 2.1. 
An annular configuration was  chosen so t h a t  no 
The dimensions of importance are shown i n  Table 1 for  the  device 
Channel Areas ( less  contact pads) 
Width G a t  e Drain Source 
2 Table 2.1 
75 mil2 150 mils 2 0.5 m i l  76 58 mils 
1.0 m i l  40 82 mils 75 m i l 2  160 mils2 
Wasks fo r  a new un i t  have been fabricated which have dimensions 
reduced by a factor of two. 
0.25 mil and have areas  OR^ fourth that  of t he  original design. 
a lso designed such tha t  complementary uni ts  could be fabricated without making 
additional mask designs. 
2.1.2 
These new uni ts  have l i ne  widths and spacings of 
The masks were  
Review of MOS FET Theorg 
The basic theory of MOS FETs 5s reviewed b r i e f l y t o  point out the major 
factors  involved i n  the  design. 
is  the gate voltage which corresponds t o  the onset of inversion at  the surface 
o r  which corresponds t o  the  osaet of current flow through the surface channel. 
Given first is  the threshold voltage (V,> which 
1.2/ 
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where q = electronic charge 
KO = die lec t r ic  constant of the  oxide 
c: = permittivity of f r ee  space 
0 
= oxide thickness 
= surface state charge 
NB = bulk charge contribution 
(+ fo r  N type substrate thus for  
p chanrzel MOS FETs) 
Nss 
qm = metal-semiconductor work function 
The channel conductance with no bias  on the  source and drain is 
'" gs - "T' 
C 
The transconductancg i n  the  region beyond current pinch off is 
It is seen tha t  for t h e  conditions specified above 
% = gds 
Both of these expressions have been used t o  calculate the  channel 
effective mobility from the measured values of ~m and gds. Clearly, those 
factors  t ha t  increase the tPansconductance decrease the drain t o  source 
resistance for the  conditions given. 
The threshold voltage (VT) may be determined from the expression f o r  
- VT) or  it may be determined from the  channel conductance (gs,) f o r  Vd < (V 
t he  expression for t h e  &ahA cuprent i n  the  pinch off region as shown below. 
gs 
2-2 
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O f  course fromthe definition V = V T  when I& or &os is equal t o  
gs 
zero. I n  practice, the gate voltage t o  achieve 10 pa drain t o  source current 
with the  device biased h t h e  pinch o f f  region is  normally ueed t o  character- 
i z e  the  turn on. This gate voltage is called the turn on voltage (ITgst)* 
Pxthex-, it is gerrsrsl Fmctice t o  l e t  VGs = V 
obtains the transfer characteristic shown in Figure 2.2. 
the turn on voltage (V 
threshold voltage (V,) as shown i n  Figure 2.3. 
Part I of t h i s  report. 
fo r  this measurement. One 
On t he  C-V curvo, 
I38 
will l i e  closer t o  the capacitance miniWtm thsn the 
g d  
See also the discussion In 
I n  the mask design, provision was made t o  fabricate MOS capacitors 
on the same wafer with the devices t o  el.lmtnate d i f f icu l t ies  i n  interpretation 
of the C-V measurements made on the transistors which is  caused by the  source 
and drain junction capacitance. The C-V curves were made t o  provide a direct  
measurement of the surface s ta tes  (Nss). 
one may calculate the threshold voltage (V,). 
voltage dtfference between C-V curves  with ideally no surface s ta tes  and the 
case with surface s ta tes  is 
Once one has the surface s ta te  density 
It has been shown tha t  the 
AV = -9 Nss 
koeo 
A theoretically best obtainable and a typical experimental C-V curve 
is shown i n  Figure 2.4. 
corresponds t o  the  voltage sh i f t  between the theoretically best obtainable 
threshold voltage VT and those obtained experimentally as shown in  the same 
figure. 
This voltage sh i f t  caused by the surface s ta tes  
2-3 
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One of the important parameters involved i n  the design of camplemen- 
tary XQS FETs is the bulk dopbg level ( I NA - ai). 
background dop3ng level, one may hope t o  obtain matching threshold voltages 
for  N and P channelHOS F'ETs. 
*L- A--a- -  1-r' = 0 3 Channel; b = -0.7~ for n channel, t-- = 
1200A and for Nss = 5 x 10 
the surface is  completely inverted so tha t  NB is the product of the net 
dopant elements per cubic centimeter and the thickness of the depletion region. 
proper choice of 
Figure 2.5 shows the threshold voltage vs. 
'ma 1 ms UIL b11G U U y U A e  &.-I 6"- 
0 ll -2 cm . In the calculation, it is assumed that  
The value of NB may be determined experimentally by observing the 
ninimum capacitance for the high frequency C-V measurements. 
value of NB and sheet resistivitymeasarements then, the mobility of the 
majority carr iers  of the  bulk material may be determined. Thus, the C-V 
measurements combined with BIOS FET measurements may be used t o  correlate 
bulk and surface mobilities of opposite carr ier  types in the same crystal. 
Fromthis 
2-4 
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2.2 Process* Considerations and Ikw rimental Results 
The fandamental approach taken i n  the design and fabrication of these 
N and P channel NOS FETs was t ha t  a l l  of the processing steps would be compatible 
with the  fabrication of monolithic complementary FEB's. 
t o  eliminate s ta r t ing  material variations a l l  of the  studies were conducted on 
epi taxial  material . 
2.201 
For this reason and 
Processinn Prior t o  Formation of Gate Oxide 
I n  the fabrication of separate N or P channel units and complementary 
units, t h e  following procedures a re  used. 
2.2.1.1 Mechanical Polish Substrate 
(10 CLcm N or P type) 
2.2.1.2 Chemical Clean 
2.2.1.3 
2.2.1.4 Epitaxial  deposition a t  LXx)"C using Sic1 i n  hydrogen with and 
B2H6 dopants. 
HC1 etch at  1200°C for 30 minutes. 
4 3 
Typical r e s i s t i v i t i e s  and thickness 
P 0.2 - 0.4 n-m 16 t o  18 microns 
N 3.5 16 to  18 microns 
(See reference 3,4,5 and 6 Epitaxial Procedures) 
2.2.1.5 Oxidation (6000;) 
O2 bubbled through H20 at W"C, oxidation temperature was 1050°C. 
(See reference 7 for Wdat ion  Procedure) 
Photoengraving of ohmic contact and/or source and drain 
(See reference 8) 
2.2.1.6 
2-5 
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2.2.1,7 C l e a n  i n  H2SOr, t o  remove photoresist. 
hot H SO followed by cold and hot water rinses. 
2.2.1.8 Diffusion fram B.& source fo r  source and drain of P channel and/or 
substrate ohmic contact of M channel. 
Then clean us- hot Hm03 and 
2 1 ,  
0 
c a ijlsq. 
Deposition Temperature l150°C 
Deposition Time 15 minutes 
Std Atmosphere 
X J  = 6 - 8 fringes t, 
Drive I n  Temperature 1OOO"C 
D r i v e  In  Time 50 minutes 
O2 through H20 at 100°C 
See reference 7,9 
2-2.1.9 
2.2.1,lO (Same as 2.2 1.7) 
Photoengraving of ohmic contact and/or source and drain, 
2.2.1,l.l Diffusion from PEI source fo r  source and/or drain of N channel and 3 
substrate ohmic contact of P channel 
2.2.1.12 
< x) bl/sq. XJ = 6 - 8 fringes tox = & ps 
Deposftior_ Temperature 1100°C 
Deposition Time 10 minutes 
Std Atmosphere 
Drive I n  Temperature 1OOO"C 
Drive In Time 50 mhutes 
O2 through H20 a t  100°C 
See reference 7,9 
Photoengraving of Gate Region 
NOTE: Three variations were used at  t h i s  point. One is  t o  use 
the original oxide and etch back t o  the desired thickness. "he second is t o  
not use photoengraving but t o  s t r i p  a l l  of the oxide fromthe wafer prior t o  
the  gate oxide formation, 
t o  r e m e  the d d e  in the  gate region. 
The thi rd is t o  use the photoengraving technique 
The l a t t e r  technique was preferred 
since t h i s  gives thick &des under the  aluminum bonding pads. The thick 
2-6 
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0 
oxide ( 5  - 6KA) 
etch back technique was  found t o  
technique. 
guarantees the f u l l  breakdown voltage of the gate oxide. The 
not offer  any advantages over the etch thru 
The sheet r e s i s t h i t i e s  and junction depths of the  source and drain 
diffusions are c r i t i c a l  especially when the distance between the so-wcs &id 
drain is less than 0.5 mil. 
1 micron init ially.  
depth sould be kept t o  less than three microns. 
between source and dra in  f a  12 microns and t he  f i n a l  junction depth 3 microns 
then the resultant source t o  drain distance ia just  6 microns or  about 0.25 mil. 
As the  source t o  drain distance is made smaller on the mask, t h e  junction depth 
becomes more c r i t i ca l ,  
spread across the  wafer a!d 'the depletion layer spreading of the drain junction 
begins t o  affect  both  She tmmconduetance and the source t o  drain breakdown 
voltage of the device, 
Fipst ,  the junction depths should be kept t o  about 
Secondly, when the gate oxide is formed t h e  final junction 
Note tha t  if the  mask spacing 
Fat. example, the  transconductance will exhibit a greater 
2-7 
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2.2.2 Formation of the Gate Oxide 
To determine the impOrtant factors i n  the  formation of the gate 
oxide, a series of experiments was devised using MOS-capacitors. 
experiments take into account the i n i t i a l  surface condition, w g e n  vacancy 
distibution, segregation of the si l icon dopant, thermal stress of the oxide 
and contamination through the presence of --i or  aliica'ri ions. 
results of these experiments are contained in  Part One dated 1 October 1965 
of t h i s  two volume report. 
basis for  the processing used on the MOS f ield effect  transistors.  
of diff icul ty  i n  obtaining correlation between the original capacitor C-V 
measurements and devices made using similar processing techniques several 
variations were made in the gate-oxide and gate-electrode processing. !€he 
most significant changes made were variations i n  the use of P205 glass and 
variations in the aluminum sintering process. 
even though capacitor C-V curves are a good fndicator of the  surface statess 
(Nss) they do not adequately predict the threshold voltage one expects for 
an MOS t ransis tor  because of additional factors i n  the  fabrication which 
affect  the knee of the C-V curve (thus the threshold voltage) and which are 
not readilly discernable an the C-V curves. The position of the  threshold 
voltage on the knee of the  C-V curve was found t o  vary significantly with 
the  manner in which the Si02 - P 0 - Al interface was treated. 
processing of MOS FETs wafers and the measurement of the capacitors and trans- 
i s t o r s  on those wafers is  described i n  t h e  following paragraphs. 
The 
Tns 
The results of those experintents formed the 
Because 
It is  important t c j  note tha t  
The 
2 5  
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The following experiments are treated i n  chronological order. The 
results of each of these experiments is shown in fignres 2.6 and 2.7. 
2.2.2.1 Run 334A - 3l4.B (N and P Channel U n i t s )  
Th3~ gate oxide was formed using standard procednre developed f o r  
t he  C-V measurements reported i n  Part I and is described below. 
a. 
b. 
C. 
Cleaning Procedure: 
o r  u n t i l  the  s i l icon surface in the  gate region is  hydrophobic. 
wafers are  then boiled in double d i s t i l l ed  water for  about 20 minutes. 
Ini t ia l  =de: 
10 minutes i n  dry 02. The purpose of t h i s  Oxide is two-fold. One 
reason is t o  mask aga inst  autodoping from the  source and drain 
diffusions and the  second i s  t o  mask against phosphorus from the 
tube used for  the  higher temperature oxidation. 
Cbddation i n  Phosphorus Doped Tube: 
The wafer is d p p d  fn RF for &cut 15 seconds 
The 
An Oxide i s  grown in a neutral  tube at 1OOO"C fo r  
The purpose of oxidation i n  a 
phosphorus doped tube was t o  use the P205 on the tube t o  mask the  
movement of sodium from the  tube t o  the wafers. (Note: It was 
shown l a t e r  t ha t  oxidations i n  neutral  tubes were not 
different.) Secondly, the deposition of a P205 glass could be 
carried oat without removal of the wafers. 
and gas ambient cycle is shown below: 
The time, temperature 
Temp, - Time - Gas 
Prehea t  : 3 50-450 "C 15 min N2 
Oxidation: l loo  "C 42 min O2 
Anneal: l l oo  "C 60 min N2 
Flush : no0 "C 5min N2 
P205 Deposition: uoo "C 5 -  m3 in l% o2 
Cool: 350-450 "C N2 
2-9 
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The purpose of the preheat cycle i s  t o  drive off water accumulated 
during wafer  transfer. 
oxygen vacancies and reduce the boron depletion fromthe surface. 
d. Aluminum Evaporation: Aluminum is evaporated onto t h e  ent i re  surface 
of the wafers inmediately after the oxidation t o  minimize contami- 
R ~ ~ ~ G I I .  
on a heated substrate i n  a system with a l iquid nitrogen cold trap. 
The wafers were heated t o  25OoC and the evaporation was carried out 
at 55°C. 
The anneal cycle i s  used t o  redistribute 
The a>&m maparzition is done from a source in a filament 
0 
The aluminum film is approximately 5KA. 
e. photoengraving: The wafers are covered with photoresist and the 
contact window pattern i s  printed. 
with KOH and rinsed i n  water. 
etch t o  remove the SiOz f r o n t h e  areas of contact. 
cleaned i n  TCE. 
The aluminum film is  then removed 
The wafers are then etched i n  an oxide 
The wafers are 
f .  Aluminum Evaporation: P r i o r  t o  the contact evaporation, the wafers 
are vapor degreased with isopropyl alcohol. 
first is repeated. 
An evaporation l i ke  the 
g.  Photoengraving: The a l d u m  contact pattern is etched and the 
wafers cleaned i n  TCE. 
Measurements on FETS and capacitors were made prior t o  the a3J.o- 
step. 
1. Alloying: 
h. 
These wafers were alloyed i n  O2 for  two minutes a t  a 
temperature close t o  580°C. This is  the laboratory standard alloSing 
procedure. 
2-10 
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2.2.2.2 R u ~  333 - 3 3 0  (N and p Channel units) 
This run was originally meant t o  show the difference between 3200°C 
2 5  oxides and ll00"C oxides with the l l 0 0 " C  P 0 deposition. 
oxide a t  1OOO"C was left out accidently and as a result autodoping a t  1200°C 
occurred on the P-channel device. Data on the %channel devices showed tha t  
t'ney were quite similar tt 334.A. 
The i n i t i a l  10 min.  
2.2.2.3 R u ~  357 - 334C (N m d  F Channel U n i t s )  
The main purpose of this run was t o  determine the effects  of 
a d a t i o n  a t  1200°C and the effects of P205 deposition a t  900°C fo r  various 
lengths of time. 
(run 3W334A)  except for the oxidation step. 
A l l  of the steps fo r  t h i s  run were t h e  same as 202.2.1 
The differences i n  the the ,  
temperature and ambient gas cycle are shown below. 
N2 
O2 
N2 
N2 
N2 
N2 
Pre-heat : 350-450 "C 30 min 
Qddation: I200 "C 2omin 
Anneal: 1200 "C 30 min 
Cool: lo00 "C 5min 
350-450"C 5min 
Preheat  : 900 "C 15 min 
Removed frm Furnace 
P205 Deposition: (a> 900"~ 15 min m3 in 309 o2 
(b) 900°C 30 min m3 in 309 o2 
(c> 900°C 45 m3 in 30% o2 
N2 Flush : 900 "C 5 -  
The purpose of the  cooling cycle above was t o  reduce the stress on 
the oxide. The purpose of the different deposition times of the P 0 was t o  
2 5  
get a range of thicknesses. 
2-ll 
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m e r  the final photoresist step, the wafers were sintered a t  490°C 
fo r  various lengths of t h e o  
2.2.2.4 Run 334d (N Channel Units) 
The purpose of this next run w a s  t o  show the differences between 
oxides grown at ll00 and 1xx)"C with a 900°C P 0 glass deposition. 
one additional aluminum sentering step prior t o  the opening of the contact 
Also 
2 5  
windows was added. 
added sintering step. 
This run is essentilll_v a repeat of 22.23 except for the 
The times, temperatures and gas ambient cycles are : 
shown below: 
Temp. Time Gas T-0 
Preheat: 350-450°C 1 5  min N2 350-450"C 
Oxidation: 1100°C 42 min O2 1200 "C 
h e a l :  1100°C 50 min NZ 1200 "C 
Cool: 355450°C 5 min lo00 *c 
350-450 "C 
Temp. Time 
Preheat 900 "C 5 
Time Gas 
15 min N2 
50- h 
amin o2 
5min N2 
5 m i n  N2 
N2 
Gas 
P205 Deposition 900°C 30 m3 3% o2 
Flush 900 "C 5 N2 
After t h e  final aluminum etching process capacitor and device 
measurements Were made then the wafers were sintered again a t  4WoC for about 
30 minutes. 
2.2.2.5 Run 334e (Nanl P Channel Units) 
RUE 2 .  2.2.4 was repeated fo r  both N and P channels u s l q  the 
l 2 O O " C  oxidation process and the extra aluminum sintering step prior t o  
photoresist. 
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2.2.3 Discussion of Results 
The capacitancevoltage curves taken a t  lOOKC and the MOS transistor 
turn on characteristics a t  various current levels are shown in Figures 2.5 and 2.6. 
The measurement tecbniques are described in Par t  I of t h i s  two volume report. 
(Run 33wI-3usB) showed tha t  The e x p e ~ h e ~ ~ t  clnscr5hecl in 3 -3-2 -1 
even though the basic procedures such as surface clesning, oxide growth, and 
alumbum evaporation remained t h e  same, significant differences between the C-V 
curves obtained on the capacitors made early i n  the program and these capacitors 
existed. 
ments made on the same wafer initially. After the devices were alloyed at about 
560°C the C-V curve was found t o  have shlf'ted t o  the lef't indicating an incream 
in Nss. Correlation between C-V curves and threshold voltagea s t i l l  waa not 
obtained. The voltage sh i f t  between the theoretical  curve with Ns9 = 0 and this 
experimental curve was about 7 volts indicating an Nss of about 1.2 x lou which 
was much higher than that  t yp ica l ly  obtained with the ear l ie r  capacitor runs. 
The conclusion was drawn tha t  the process variations tha t  existed between capaci- 
t o r  and device fabrication were most significant and tha t  they would have t o  be 
eljminated t o  obtain good devices. 
between capacitors and devices are f i r s t  the steps required t o  obtain the source 
and drain diffusions and second, t h e  etching of the aluminm and oxide t o  obtain 
windows for ohmic contacts. 
Also, the device threshold voltages did not agree with the C-Vmeasure-  
The main areas of processing differences 
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The experiment described i n  2.2.2.2 (333-334B) is the same as tha t  
i n  2.2.2.1 except that the gate oxidation was done a t  1200°C. 
tha t  occurred on the P-channel wafers showed that  the 10 minute oxidation a t  
1OOO"C was necessary. In  this case, the wafers were sintered at 490°C after 
the  aluminum contact pattern was etched t o  determine if  the high all- 
The autodoping 
L aiiprst*ms h-s ccix~sir?g = ? ?  p&lm, cumes show tha t  before heat treat- 
ment the 3 2 0 0 ° C  Oxides were not as good as llW0C oxides and af te r  heat 
treatment both moved t o  the left  indicating an undesirable process. The low 
temperature sintering did not move the curves as much as the allaying step so 
t ha t  the f i n a l  result for  both runs is about the same. 
(580°C)  aJloying step was deleted from the processing and a l l  further rum were 
sintered at  about 500°C. In  2.2.2.3 (Run 357-334C) an sxperim4rrt 1s described 
which was designed t o  show the effect of oxidation a t  1200°C with a P 0 
deposition a t  900°C for  various lengths of t i m e .  
temperature for  the P205 deposition was t ha t  it had been reported tha t  not 0- 
The high temperature 
glass 
The reason for  the change in 
2 5  
did P205 prevent sodium ions from moving i n t o  the glass but also tha t  the P205 
1 0  
was  a very good get ter  of sodium ions already present i n  the glass. 
i n  Figure 2.6 show tha t  the initial surface s ta tes  were large; however, upon 
sintering a t  500°C for long periods of time the surface s ta tes  were reduced. 
From t h i s  run it appeared tha t  the  30 minutes deposition was bet ter  than the  15 
minutes and 45 minutes depositions since lower surface s ta tes  were obtahed. 
The cumes 
This was the first run where correlation between C-V curves and threshold 
voltages of capacitors and transistors on the same wafer were obtained. It was 
observed tha t  mer s h t e r i n g  was possible, 5.e. as the  sintering t h e  was 
increased the cumes first moved in showing a decrease i n  surface s ta tes  and 
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then moved out showing an increase in  surface states.  
behave in a manner similar t o  the capacitors made early i n  the program indicating 
further process adjustment was necessary. 
These capacitors did not 
In the experiment described in 2.2.2.4 (Run 334d) it wae shown tha t  
there was l i t t l e  difference between oxides grown a t  3lOO"C and 1200°C with the 
time, tenperatwe cycles used. The most significant part of this caperiment 
tha t  the  one additional sintering step prior t o  etching the windows through the 
Si02 f o r  ohmic contact appeared t o  reduce the surface s ta tes  significantly. The 
first measurements were made after the  first sbtering step but after the photo- 
ll resist step. 
which is  comparable t o  tha t  obtained with the C-V n~easwaments reported in 
Volume I. The t u rn  on voltage a t  10 Pa f o r  the N-channel units was about +1.5v. 
These measurements indicated that  the NsS was about 6 x 10 
Note tha t  excellent correlation between the turn on voltage measured 
and as  indicated by the C-V curve was obtained. 
In 2.2.2.5 (Run 334e) the  experiment discussed in 2.2.4 (Run 334d) 
was repeated using only the  3200°C oxidation process fo r  both N and P channel 
units. 
but prior t o  the photoresist step was used. 
experiment were the same as obtained in 334d with only tenths of volts differences 
i n  turn on voltages between the two runs. 
Again, the added sintering step a f te r  the first aluminum evaporation 
The resu l t s  obtained in  t h i s  
Also note that a e r  30 minutes anneal a t  490°C tha t  no sh i f t  in the 
C-V curve was observed except for a change in the shape of the knee of the  curve. 
This change could be caused by increased frequency response of the surface states.  
A sl ight  increase i n  the turn on voltage was observed f o r  the P-channel units. 
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k s v ,  both the phosphorus glass and the  two alumimam processing 
steps wlth slnterfng innnediatea mer the first alumhum evaporation mre 
required t o  obtain N and P channel e n h a n c d  mode devices. Note tha t  the 
I4 and P channel units were fabricated ebmltaneoasly showing that the proceasing 
step are suitable for the fabrication of ccuqlementq monollthlc functional 
blocks in Spitdal mStSrial* The f law diwm O f  the  finsl ~ C S S S  1s ohawn 
in Figure 2.7. 
One f ina l  point should be brought out. That is  tha t  the doping level 
(Na) indicated by the C-V curve8 i s  much higher than tha t  indicated by the four- 
point-probe r e s i s t i v i ty  measurement8 on the epita;ldsl material. This points t o  
the f ac t  that the majority carr ier  mobility I n  the epitsldal mr is much lower 
than mobility i n  bulk material that has not been through temperature cycles. 
It was estimated tha t  the  majority carr ier  mobility i n  the epitaxial  
material is smaller by a factor of two than the mobillty i n  untreated balk 
sillcon. 
mobility i n  the inversion layer i s  smaller by more than a factor of three than 
the mobility in untreated bulk material. 
Also frm measurements of the  transconductance the majority carr ier  
A summary of the typical e lectr ical  characteristics of the N and P 
channel units is shown i n  Table 2.2. 
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2.2.4 Stabi l i ty  Tests 
Both N and P channel NOS transistors fabricated as  shown by the  flow 
diagram in Figure 2.7 were packaged and subjected t o  taperatwe-bias stress t o  
determine the stability of the turn on voltage ( V g s t ) .  
are shown i n  Table 2.3 The turn on voltage was measured a t  10 pa in every case. 
It is important t o  note that  the bias was removed while the units were a t  150°C. 
The units were then removed from the oven and allowed t o  cool t o  roon temperature. 
Upon f'urther discussion of s t ab i l i t y  it was realized tha t  i f  polarization occttrred 
at the  elevated temperature which was caused by the  bias tha t  removal of the bias 
a t  the elevated tenperatwe might a l low the polarization t o  relax such tha t  the 
original oxide state was obtained. The stability test waa repeated but i n  t h i s  
case the units were allowed t o  cool t o  roan temperature with the bias applied. 
The resalts are shown i n  Table 24 Column A. 
bias at room temperature for six hours. Measurements were then repeated and the  
resul ts  shown in  Column B. 
minutes with no bias. 
polarization was slowly relaxing at r o o m  temperature and second tha t  the p6lari- 
mt ion  rapidly relaxed a t  150°C. 
The results of the tests 
The units were then stored with no 
Finally the units were stored at 150°C f o r  two 
The results are shown in Column C. Note tha t  first, the 
Mote tkt the final turn on voltage is almost 
the same as the initial voltage. 
tha t  the turn on voltage changes are caused by a polarization effect  and not ionic 
drift. 
drift are permanent shif'ts and would be observed no matter how the units were 
cooled. 
This point is important since the tests indicate 
The polarization effect is not permanent while changes caused by ionic 
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TABIE 2.3 
, . -  . 
STABILITY TESTS 
160 hrs . - 150°C 
B A v shirt 
~~ 
ae 46 - 1(N)  +22.5v 
ae 46 - 4(N) -22.5 
af 6 - U ( N )  + Z . 5  
af 6 - U ( N )  -22.5 
1.97v 1 . 8 2 ~  - . O ~ V  
0.84 0.94 MI s o  
2.66 2.62 - 0 0 4  
2.53 2 -43 - .01 
17 hr~. - 150°C 
ad 87 - 5 (P) +22.5 
ad 87 - 6(P) -22.5 
ad 87 - 1(P) 46.8 
ad 87 - 2(P) -6.8 
-4.49 -4 9 73 -*a 
-4 54 -4 91 0.37 
-4 57 -4.60 - .03 
-4.42 -4.47 - -05 
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I 
I 
I 
Bias 
Tims 
TBLE 2.4 
A B C 
After After After 
Initial Temu-Bias Stress Room Temp Recovem Hi& Temp Recovery 
+l2Y -12v 0 
16 hrs 16 hrs 6 hrR 
af-7 (N-channel) 
25°C 150°C 150 "C 25 "C 
+ l o 9 1  +1.& +1 73 %st 
BV -0 e 4 7  -0.29 
53.t 
AV *.24 +.07 
e . 1 5  +1 . 98 
M 84.l-A (P-channel) 
-4.84 
-0 -41 
-4 09 
+e34 
0 
2 a n  
4-150 "C 
-0.01 
+l. 90 
-0.01 
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I 
I 
5537A- PF-22 
Figure 2.1 Annular MOS FET Geometry 
'9ST 'GS- 'dS 
( 0 )  TRANSFER CHARACTERISTICS 
'd S 
1 
'dS 
( b )  O U T P U T  C H A R A C T E R I S T I C S  
5 5 3 7 A  - VA- 5 
Figure 2.2 Transfer Characteristics 
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1 
1 
8- U N C  L A S S 1  F I E 0  
5537A - V A - 6  
Figure 2.3 Comparison of VT and V on C-V C ~ S  
R a t  
I I I 
I + - + o -  
5 5 3 7 A - V A - 4  
Figure 2.4 Determinatjon of Nss By Shif t  in C-V Curves 
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3.0 CONCLUSION3 Am) R E " D A T I 0 E  
A process for the fabrication of complementary enhancement mode MOS 
The techniques wed for the  fabrication show transis tors  has been developed. 
t ha t  the  process i s  compatible with the simultaneous fabrication of I and P 
channel units on epitaxial  material. The turn on voltage at 10 pa drain t o  
source current for the P channel units is about -5v and the turn on voltage 
for the  N channel units is  about +1.5v. The s t ab i l i t y  t e s t s  indicate tha t  
while there is no permanent shift of the turn on voltage upon temperature+ 
bias stress there is a temporaq shirt cawed by polarization of the phorpharms 
glass. 
temperature cycle and alumbum sintering process are required. 
Processing improVerments such a8 o p t W e i n g  the phosphorms glass t ime-  
It is recmended tha t  less  P205 glass be at i l lzed,  tha t  greater 
emphasis be placed on the time and temperature of the sintering step inrmediately 
after first aluminum evaporation and further experbents be conducted using 
different types of a l d u m  vapor deposition systems. 
of t he  variables have been eliminated, it would be informative t o  repeat the 
experiments using other metals for the gate electrode such as nickel or 
chrone-gold. 
would also be of interest .  
device is  made in a diffused pocket would significant- aid the fabrication 
of integrated complementary logic circuits. 
Further, since many 
A n  experiment t o  compare devices made in untreated bulk s i l lcon 
Finally, experiments in wfiich the N or P channel 
It is the authors' opinion tha t  these processing variations can 
best be determined while engaged in the fabrication of a complementary mono- 
l i t h i c  c i rcui t  with specific operational goals. 
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